

## **ABSTRACT**

A cache memory according to the present invention includes:  
a W flag setting unit (40) that modifies order data indicating an  
access order per cache entry that holds a data unit of a cache so as  
5 to reflect an actual access order; and a replace unit (39) that selects  
a cache entry for replacement based on the modified order data and  
replaces the cache entry.